Regviz

Cypress Semiconductor /psoc63 /CSD0 /SW_REFGEN_SEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_REFGEN_SEL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/CSD0/SW_REFGEN_SEL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SW_IAIB)SW_IAIB 0 (SW_IBCB)SW_IBCB 0 (SW_SGMB)SW_SGMB 0 (SW_SGRP)SW_SGRP 0 (SW_SGRE)SW_SGRE 0 (SW_SGR)SW_SGR

Description

Reference Generator Switch Waveform selection

Fields

SW_IAIB

Set corresponding switch
SW_IBCB

Set corresponding switch
SW_SGMB

Set corresponding switch
SW_SGRP

Set corresponding switch
SW_SGRE

Set corresponding switch
SW_SGR

Set corresponding switch

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data